E C E 551: Digital System Design and Synthesis
- Catalog Description:
Introduction to the use of hardware description langages and automated synthesis in design. Advanced design principles. Verilog and VHDL description languages. Synthesis from hardware description languages. Timing-oriented synthesis. Relation of integrated circuit layout to timing-oriented design. Design for reuse. - Credits: 3
- Prerequisites or Corequisites: ECE/Comp Sci 352 & Jr st
- Official Course Description (pdf)
- Engineering Moodle Courses on the Web (formerly eCOW)
- Create an Engineering Moodle Course Homepage (formerly eCOW2)
Past Semester Courses